2024/5/29 16:47:55
147
· 2-V to 5.5-V VCC Operation
· Max tpd of 7.5 ns at 5 V
· Support Mixed-Mode Voltage Operation on All Ports
· Designed Specifically for High-Speed Memory Decoders and Data-Transmission Systems
· Incorporate Two Enable Inputs to Simplify Cascading and/or Data Reception
· Ioff Supports Partial-Power-Down Mode Operation
· Latch-Up Performance Exceeds 250 mA Per JESD 17
· ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
− 1000-V Charged-Device Model (C101)
description/ordering information
The ’LV139A devices are dual 2-line to 4-line decoders/demultiplexers designed for 2-V to 5.5-V VCC operation.
description/ordering information (continued)
These devices are designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay time of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.
The ’LV139A devices comprise two individual 2-line to 4-line decoders in a single package. The active-low enable (G) input can be used as a data line in demultiplexing applications. These decoders/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit.
These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.
热门型号
热门资讯
20万现货SKU
品类不断扩充
科技智能大仓储
4小时快速交货
仅从原厂和代理商进货
每一颗料均可原厂追溯
明码标价节省时间成本
一站式采购正品元器件
工商网监