芯云购商城
搜索关键词不能为空
搜索关键词不能为空
收缩

QQ在线咨询

电话咨询

  • 0755-82579613

Skype 咨询

  • 3003361628@qq.com

CLVC1G374QDBVRQ1_TI(德州仪器)中文资料_英文资料_价格_PDF手册

2024/7/1 15:03:44

197

CLVC1G374QDBVRQ1

具有三态输出的汽车类单路 D 类触发器

 

 


 

                                                     更多技术详情请登录www.mroic.cn   

 

 

FEATURES

 

• Qualified for Automotive Applications

• Supports 5-V VCC Operation

• Inputs Accept Voltages to 5.5 V

• Maxtpd of 4 ns at 3.3 V

• LowPowerConsumption, 10-µA Max ICC

• ±24-mA Output Drive at 3.3 V

• Ioff Supports Partial-Power-Down Mode Operation

• Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

• ESDProtection Exceeds JESD 22

– 2000-V Human-Body Model (A114-A)

– 200-V Machine Model (A115-A)

– 1000-V Charged-Device Model (C101)

 

 

 

                                                 

 

 

DESCRIPTION

 

This single D-type flip-flop is designed for 1.65-V to 5.5-V VCC operation.

 

The SN74LVC1G374 features a 3-state output designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, input/output (I/O) ports, bidirectional bus drivers, and working registers.

 

On the positive transition of the clock (CLK) input, the Qoutput is set to the logic level set up at the data (D) input.

 

A buffered output-enable (OE) input can be used to place the output in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the output neither loads nor drives the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

 

OEdoesnotaffect the internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

 

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

 

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

 

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.